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Abstract—This paper proposes a generic zero-voltage switching
(ZVS) scheme for parallel power MOSFETs. Uncoupled or
inversely-coupled differential-mode (DM) commutation inductors
are added to the midpoints (AC terminals) of parallel MOSFET
half-bridges (HBs), and a time-delay-based control scheme is
applied, generating a circulating current flowing through these
commutation inductors. Thus, the inductor currents are reshaped
as quadrilaterals, which enable all the parallel transistors to
achieve ZVS. The mode of operation of the proposed paral-
leling technique is entitled quadrilateral current mode (QCM)
due to the quadrilateral-shaped commutation inductor currents.
The operating principle of the QCM-paralleling technique is
detailed mathematically, yielding accurate closed-form analytical
expressions for modulation parameters. Finally, simulations and
experimental results of a QCM-enabled synchronous Buck dc-dc
converter are presented to validate the theoretical considerations.
Index Terms—Parallel power MOSFETs, zero-voltage switch-
ing (ZVS), quadrilateral current mode (QCM)
I. INTRODUCTION
DUE to relative low fabrication yields, the current ratingsof commercial discrete wide bandgap (WBG) power
transistors are limited [1]–[3]. Therefore, it is necessary or
even unavoidable to connect multiple WBG power transistors
in parallel in high-power applications [3]–[7]. Additionally,
the parallel connection of multiple low-current WBG power
transistors can be more cost-effective than employing a single
high-current transistor [5]–[7].
For the parallel operation of power MOSFETs, the cur-
rent imbalance caused by MOSFET parameter mismatch and
asymmetrical circuit layout [3], [8]–[10] poses a big challenge
to efficiency and reliability; therefore, the current imbalance
suppression has stimulated much academic and industrial
research [6], [7], [9], [11]–[13]. The most direct measure of
handling current imbalance is to symmetrize the layout of
parallel transistors [10], [14]. However, it is impossible to
achieve an absolute symmetrical layout, particularly in high-
power-density applications. Employing active gate drivers can
dynamically balance the currents flowing through parallel
devices [12], [15]; however, these methods require high-
bandwidth current sensors, and the realization of active gate
drives is complicated and costly. By contrast, the passive
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approaches [6], [7], [11], [16], [17] employ additional mag-
netic components in parallel branches to suppress the current
imbalance; the passive solutions begin prevailing due to their
simplicity in implementation and robustness in operation.
In spite of balanced currents achieved with these current
sharing schemes, the parallel MOSFETs may suffer uneven
thermal stresses due to thermal impedance differences [18],
[19]. Multiple devices in parallel significantly reduce the
on-state resistance, which in turn lead to a higher parasitic
output capacitance and higher switching losses [20]. Thus,
for hard-switched power converters employing parallel WBG
transistors, the switching loss is predominant at partial loads,
and compromises the efficiency performance, particularly at
high switching frequencies [21]–[23]. By utilizing the phase-
shedding technique [23], [24], the effective number of parallel
transistor legs can be adjusted at different loads, which reduces
the switching loss at partial loads. In order to lower the partial-
load switching loss, while simultaneously achieving thermal
balance among parallel transistors, a desynchronized control
scheme is proposed in [5]; however, only part of the parallel
transistors can achieve the zero-voltage switching (ZVS).
For half-bridges (HB) legs, i.e., the basic switch units of
classic synchronous Buck/Boost converters and single-/three-
phase inverters, soft-switching, i.e., zero-voltage switching
(ZVS) or zero-current switching (ZCS), can be realized by
adding auxiliary resonant circuits to the DC or AC side
[25]–[28], or varying the switching frequency to operate
in the triangular current mode (TCM) [29]–[34]. The AC
auxiliary-resonant-circuits-based soft-switching topologies are
also named as the auxiliary resonant commutated pole (ARCP)
converters [27], [28]; the main issue is that complex auxiliary
switches, inductors, and capacitors are required, particularly
for multiphase systems. By contrast, the DC-link auxiliary-
resonant-circuit-based soft-switching topologies [25], [26] fea-
ture a lower number of auxiliary components; however, the
voltage stress of switches is higher than the DC-link voltage,
e.g., 1.1-2.5 times, and thus, the loop inductance must be
maintained low to avoid high voltage overshoots.
The TCM multiphase interleaving technique [29], [32]–
[34] enables all MOSFETs to achieve ZVS for minimized
switching loss. This approach, however, requires high-speed
zero-current detection, featuring high implementation com-
plexity [31]. Also, the switching frequency varies significantly
with the load and output voltage [29], which complicates the
electromagnetic interference (EMI) filter design and the digital
control [35]. Furthermore, this technique needs relatively large
(e.g., greater than several tens of µH in [29], [33], [34]) output
inductors, which are typically not desirable in inductive-load
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applications (e.g., motor drives) due to additional power loss,
cost and volume [36], [37].
In order to achieve ZVS for all parallel MOSFETs, this
paper proposes a quadrilateral current mode (QCM) modu-
lation scheme. Differential-mode (DM) commutation induc-
tors (ZVS inductors) are added to the midpoints of parallel
MOSFET half-bridge (HB) legs, and the QCM modulation
scheme enables a circulating current flowing through these
DM inductors. This quadrilateral-shaped circulating current
helps all the parallel MOSFETs achieve ZVS, resulting in
negligible switching loss. The operating principle and math-
ematical model are detailed, yielding closed-form analytical
expressions that directly enable the calculation of the timing
parameters needed for ZVS realization. This QCM paralleling
technique exhibits much lower switching loss than the con-
ventional direct parallel. In contrast to the TCM multiphase
interleaving, this QCM-enabled paralleling technique has the
following advantages: 1) the switching frequency can be either
fixed or variable; 2) the quadrilateral-shaped DM inductor
currents have a negligible impact on the output current; 3)
only miniature DM inductors (several µH) are required; 4) in
addition to QCM, this paralleling solution is also compatible
with the synchronous CCM. The QCM-enabled paralleling
technique can be applied to any topologies consisting of basic
parallel MOSFET HB units, e.g., the synchronous Buck/Boost
dc-dc converters and single-/three-phase inverters.
II. QUADRILATERAL CURRENT MODE (QCM)
PARALLELING SCHEME
A. Topology
Fig. 1 shows the basic structures of parallel MOSFET
HB legs with and without DM commutation inductors. In
contrast with the direct parallel showing in Fig. 1(a), the
current imbalance caused by the mismatches of transistors and
parasitic parameters can be well mitigated by the added DM
inductors [5], [37] showing in Fig. 1(b). The DM inductors
are typical of much lower inductance than the output filter
inductance, and they can be either uncoupled [5] or inversely
coupled [37] in implementation.
The DM inductor-based paralleling structure can be applied
to commonly-used converter topologies, e.g., the synchronous
Buck dc-dc converter and the three-phase traction inverter, as
shown in Fig. 2. It should be noted that the number of HB
legs in parallel is theoretically unlimited. For simplicity, two
parallel HB legs with uncoupled inductors are employed in
this study.
B. QCM Switching Pattern
A QCM modulation scheme is proposed for the DM com-
mutation inductor-based parallel structure, as shown in Fig.
3. First, the parallel HB legs is divided into two groups: the
leading HB leg SHa-SLa and the lagging leg SHb-SLb, as
shown in Fig. 2(a). The gate signals of these parallel legs
are desynchronized. Specifically, the turn-off edges between
the lagging and leading low-side MOSFETs are delayed by a
time of φLoff , whereas the turn-off edges between the high-
side switches are delayed by a time of φHoff . With these
Vdc
(a) (b)
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Fig. 1. Structures of (a) conventional direct and (b) DM inductor-based
parallel power MOSFETs. The DM inductors can be either uncoupled [5]
or inversely coupled [37].
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Fig. 2. Converter topologies employing the DM inductor-based paralleling
structure: (a) synchronous Buck dc-dc converter and (b) three-phase traction
inverter.
two turn-off delays of gate signals, the switch-node (midpoint)
voltages of the two parallel HB legs are asynchronous, i.e., vb
lags behind va by times of δLoff and δHoff at their rising and
falling edges, respectively. The DM commutation inductors La
and Lb are assumed to be identical (i.e., La = Lb = Lc) and
the commutation inductance Lc is much lower than the output
filter inductance Lo. Then, the common output voltage of the
parallel HB legs, vm, can be obtained as
vm(t) =
va(t) + vb(t)
2
(1)
For the QCM, the common output voltage vm has three
levels (0, +Vdc2 , +Vdc) owing to the time delays between va
and vb, as shown in Fig. 3. Meanwhile, a non-zero voltage
difference between va and vb, i.e., vab, excites a controllable
AC circulating current flowing through the DM commutation
inductors La and Lb:{
idm(t) =
iLa(t)−iLb(t)
2
2Lc
didm(t)
dt = vab(t)
(2)
The amplitude of the circulating current idm is mainly deter-
mined by the volt-second product of vab during the time delays
δLoff and δHoff , as shown in Fig. 3. The two time delays
δLoff and δHoff also represent the positive and negative pulse
widths of vab. That is, the circulating current idm is regulated
by controlling the pulse widths of vab.
The output current iLo is determined by the common output
voltage vm, the output voltage vo and the filter inductance Lo,
i.e.,
Lo
diLo(t)
dt
= vm(t)− Vo (3)
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Fig. 3. Typical operating waveforms of the QCM-paralleled power MOSFET
half-bridges (see Fig. 2(a)). The deadtimes between high- and low-side
switches are denoted as σLHa and σLHb for leg SHa-SLa, and σLHb
and σHLb for leg SHb-SLb. The turn-off time delays between low-side
switches and between high-side switches are denoted as φLoff and φHoff ,
respectively. The switch-node (midpoint) voltage vb lags behind va by δLoff
and δHoff for their rise and fall edges; the two time delays δLoff and δHoff
also represent the positive and negative pulse widths of voltage vab.
According to Kirchhoff’s circuit law, the output current can
be obtained from the two inductor currents as
iLo(t) = iLa(t) + iLb(t) (4)
From (2) and (4), the two inductor currents iLa and iLb can
be expressed by the circulating and output currents, i.e.,{
iLa(t) =
iLo(t)
2 + idm(t)
iLb(t) =
iLo(t)
2 − idm(t)
(5)
As seen from (5) and Fig. 3, the two inductor currents
iLa and iLb are shaped by both the output current iLo and
the circulating current idm. Increasing the amplitude of idm
enables iLa and iLb to reach a negative boundary before the
corresponding high-side MOSFETs SHa and SHb are turned
ON. That is, the body diodes of SHa and SHb conduct first
before their gates are applied with a forward bias voltage,
leading to ZVS-ON for SHa and SHb. Intrinsically, the two
low-side MOSFETs SLa and SLb can also achieve the ZVS-
ON due to the sufficiently positive inductor currents iLa and
iLb before their gate turn-on signals are applied. Hence, by
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Fig. 4. Operating states of QCM-paralleled MOSFET HBs (configured as a
synchronous Buck dc-dc converter, see Fig. 2(a)) within a full switching cycle
[t0s, t0s + Ts]. The four resonant stages, a©, c©, e© and g©, are termed as
resonant states 0, 1, 2, and 3, respectively.
controlling the pulse widths (δLoff and δHoff ) of vab, all the
parallel MOSFETs are able to achieve the ZVS for minimized
switching loss. The commutation inductor currents iLa and
iLb exhibit quadrilateral shapes, and therefore, the mode of
operation is termed as quadrilateral current mode (QCM).
C. Operating Principle
The synchronous Buck dc-dc converter (see Fig. 2(a)) is
taken as an application example to illustrate the operating
principle of the proposed QCM paralleling scheme.
Typical operating waveforms of QCM are shown in Fig. 3
where four resonant stages, a©, c©, e© and g©, occur during
intervals T0, T1, T2, and T3, respectively. For each resonant
state interval, subscript ’s’ denotes the starting instant and
’e’ denotes the ending instant, e.g., t0s and t0e represent the
starting and ending instants of interval T0 (resonant stage a©),
respectively. Four non-resonant stages are termed as b©, d©,
f© and h© in Fig. 3. Therefore, there are total eight stages
within one switching cycle [t0s, t0s + Ts] where Ts denotes
the switching period. The equivalent circuits and current loops
of these operating stages are shown in Fig. 4.
• Non-resonant Stages:
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Fig. 5. State-plane diagram of the scaled inductor currents with respect to
the switch-node voltages for the QCM-paralleled power MOSFET HBs (see
Fig. 2(a)). (a) ZriLa(t) with respect to va(t). (b) ZriLb(t) with respect
to va(t). (c) ZriLa(t) with respect to vb(t). (d) ZriLb(t) with respect to
vb(t).
In operating stages b©, d©, f©, and h©, the MOSFETs are
fully turned ON or OFF, operating in the ohmic region with a
channel resistance of Rds,on or in the cut-off region with an
almost infinite channel resistance. In these stages, the switch-
node (midpoint) voltages of the parallel legs, va and vb, are
given as {
va(t) = sa(t)Vdc − iLa(t)Rds,on
vb(t) = sb(t)Vdc − iLb(t)Rds,on (6)
in which the bi-logic variables sa(t) and sb(t) equal to 1
and 0 when the corresponding high- and low-side MOSFETs
are turned ON, respectively. In these non-resonant stages, the
operation follows the differential equations in (2) and (3).
• Resonant Stages:
Operating stages a©, c©, e©, and g© represent the resonant
states formed by the parasitic output capacitances of MOS-
FETs, the DM inductors (La and Lb) and the output inductor
Lo. Resonant states 0 and 2 in stages a© and e© have the
same characteristic impedance as shown in Figs. 4(a) and (e),
while resonant states 1 and 3 in stages c© and g© have the
same characteristic impedance as shown in Figs. 4(c) and (g).
These characteristic impedances are obtained as
Zr =

√
La+Lb||Lo
Coss,SHa+Coss,SLa
, Resonant states 0 and 2√
Lb+La||Lo
Coss,SHb+Coss,SLb
, Resonant states 1 and 3
(7)
where Coss,SHa, Coss,SLa, Coss,SHb and Coss,SLb represent
the parasitic output capacitances of SHa, SLa, SHb and SLb,
respectively. Assuming these parasitic capacitances are equal
to Co,qe, the characteristic impedance and the resonant angular
frequency can be expressed as
Zr =
√
Lc + Lc||Lo
2Co,qe
(8)
ωr =
1√
2Co,qe(Lc + Lc||Lo)
(9)
where the charge-equivalent capacitance Co,qe is a fixed ca-
pacitance that gives the same stored charge as a nonlinear
parasitic output capacitor Coss while the drain-source voltage
vds is rising from 0 to Vdc, i.e.,
Co,qe =
Qoss
Vdc
=
1
Vdc
∫ Vdc
0
Cossdvds (10)
where Qoss represents the charge stored in the parasitic output
capacitor of a transistor at a drain-source voltage of Vdc.
Considering Lc  Lo, the output inductor Lo can be
regarded as a constant current source during the short resonant
transitions, i.e., in stages a©, c©, e©, and g©; the output currents
in the four resonant stages are represented by ILo,T0, ILo,T1,
ILo,T2, and ILo,T3, respectively. The characteristic impedance
and the resonant angular frequency in (8) and (9) can be further
simplified as
Zr =
√
Lc
Co,qe
(11)
ωr =
1
2
√
LcCo,qe
(12)
• Analysis of Operation:
The state-plane diagram [31], [35], [38] depicting the trajec-
tory of inductor current (scaled by the characteristic impedance
of the resonant circuit) with respect to the switch-node voltage,
is a useful representation for the analysis of the QCM-based
ZVS operation, as illustrated in Fig. 5.
Stage a© (Resonant State 0) [t0s, t0e]: Before t0s, the two
low-side switches SLa and SLb are conducting but with
different directions of current flows, as shown in Figs. 3
and 4(h). At t0s, SLa is turned OFF, and then the output
capacitances Coss,SLa and Coss,SHa begin to resonate with
La, Lb and Lo, as shown in Figs. 3 and 4(a). The resonant
transition is described in the state-plane diagrams (Figs. 5(a),
and 5(b)). The resonant circle of ZriLa(t) versus va(t) is
centered at (0, 0) and starting from (0, ZrILa,t0s) as the initial
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condition. The time elapsed between two points on the circular
trajectory is propositional to the angle subtended at the center
[38]. Likewise, the resonant circle of ZriLb(t) versus va(t) is
centered at (0, ZrILo,T0) and starting from (0, ZrILb,t0s). The
radii of the two circles ZriLa(t) versus va(t) and ZriLb(t)
versus va(t) are identical and termed as r0. The resonant
voltage and current transitions can be described with
iLa(t) = ILa,t0s cos[ωr(t− t0s)]
iLb(t) = ILo,T0 − ILa,t0s cos[ωr(t− t0s)]
va(t) = −ZrILa,t0s sin[ωr(t− t0s)]
vb(t) = 0
(13)
where ILa,t0s denotes the current of iLa at t = t0s. The circle
radius in Fig. 5(a) can be obtained as
r0 = Zr|ILa,t0s| (14)
If the radius is not less than Vdc, i.e., r0 ≥ Vdc, then the
switch-node voltage va can rise to the dc-bus voltage Vdc,
implying Coss,SHa is discharged to 0 V at t = t0e, after which
SHa can be turned ON under ZVS. Otherwise, the resonant
trajectories will follow the dashed lines in Fig. 5(a), and va
cannot reach Vdc before ZriLa becomes positive, resulting in
incomplete ZVS (iZVS) [39] for SHa. The minimum ILa,t0s
allowing for full ZVS is termed as the valley inductor current
ILx,vl, and it can be obtained as
r0 ≥ Vdc
⇒ −ILa,t0s ≥ VdcZr = Vdc
√
Co,qe
Lc
=
√
VdcQoss
Lc
= −ILx,vl
(15)
The valley current ILx,vl is negative and it is independent on
the duty cycle and the output voltage, which is different from
the TCM scheme.
Stage b© [t0e, t1s]: At t0e, the high-side switch SHa of the
leading leg is turned ON under ZVS whereas the low-side
switch SLb of the lagging leg is still freewheeling. Compared
with the dc-bus voltage, the voltage drops over SHa and SLb
can be neglected. Thus, the switch-node (midpoint) voltage
difference, vab, equals the dc-bus voltage Vdc, causing the
inductor current iLa to rise linearly and iLb to fall linearly,
i.e.,
iLa(t) =
(
1−2D
4Lo
+ 12Lc
)
Vdc(t− t0e)
iLb(t) = ILb,t0e +
(
1−2D
4Lo
− 12Lc
)
Vdc(t− t0e)
vab = Vdc −Rds,on(iLa − iLb) ≈ Vdc
(16)
where ILb,t0e is the current of Lb at t = t0e.
Stage c© (Resonant State 1) [t1s, t1e]: The low-side switch
of the lagging leg, SLb, can be turned OFF before iLb falls to
0. For simplicity of analysis, it is considered to turn OFF SLb
at t1s when the inductor current iLb = 0. Since both switches
of the lagging leg are turned OFF, their output capacitances
appear and begin to resonate with the inductors. The resonant
transitions are described with two circles in Figs. 5(c) and
(d). The circle centers for ZriLa(t) versus vb(t) and ZriLb(t)
versus vb(t) are located at (Vdc, ZrILo,T1) and (Vdc, 0),
respectively. The resonant voltage and current transitions can
be described with
iLa(t) = ILo,T1 +
Vdc
Zr
sin[ωr(t− t1s)]
iLb(t) = −VdcZr sin[ωr(t− t1s)]
va(t) = Vdc
vb(t) = Vdc − Vdc cos[ωr(t− t1s)]
(17)
The switch-node voltage vb reaches Vdc at t1e, indicating
the parasitic output capacitance Coss,SHb is discharged to 0.
The switch SHb can be subsequently turned ON under ZVS.
As observed in Fig. 5(d), the inductor current iLb falls to its
minimum at t1e, reaching ILb,t1e. The circle radius in Fig.
5(d), r1, is obtained as
r1 = Vdc = Zr|ILb,t1e| (18)
From (18), we have
ILb,t1e = −Vdc
Zr
= ILx,vl (19)
It means that the valley current of iLb is identical to the valley
of iLa.
Stage d© [t1e, t2s]: The switch SHb is turned ON under ZVS
at t1e. Thus, both high-side switches, SHa and SHb, are ON,
but are carrying different currents in opposite directions, as
shown in Fig. 4(d). Solving the differential equations (2) and
(3) yields
iLa(t) =
(
ILo,T1
2 − (1−D)VdcRds,on
)
exp
(
−Rds,on2Lo (t− t1e)
)
+Idm,t1e exp
(
−Rds,onLc (t− t1e)
)
+ (1−D)VdcRds,on
iLb(t) =
(
ILo,T1
2 − (1−D)VdcRds,on
)
exp
(
−Rds,on2Lo (t− t1e)
)
−Idm,t1e exp
(
−Rds,onLc (t− t1e)
)
+ (1−D)VdcRds,on
vab = −Rds,on[iLa(t)− iLb(t)]
(20)
where Idm,t1e =
ILa,t1e−ILb,t1e
2 with ILa,t1e and ILb,t1e
representing the currents of La and Lb at t = t1e. This stage
terminates at t = t2s when SHa is turned OFF.
Stage e© (Resonant State 2) [t2s, t2e]: After SHa is turned
OFF, the parasitic output capacitances of SHa and SLa start
to resonate with La and Lb, as shown in Figs. 4(e), 5(a)
and 5(b). The switch-node voltage va is falling, and the two
inductor currents iLa and iLb are decreasing and increasing,
respectively. The resonant trajectories are minor arcs of two
circles with centers located at (Vdc, 0) and (Vdc, ZrILo,T2),
respectively. The equations describing the resonant transitions
are obtained as
iLa(t) = ILa,t2s cos[ωr(t− t2s)]
iLb(t) = ILo,T2 − ILa,t2s cos[ωr(t− t2s)]
va(t) = Vdc − ZrILa,t2s sin[ωr(t− t2s)]
vb(t) = Vdc
(21)
where ILa,t2s denotes the current of La at t2s. The radius of
the arcs is directly derived as
r2 = ZrILa,t2s (22)
The switch-node voltage va drops to 0 at t2e after which
SLa can be turned ON under ZVS.
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Stage f© [t2e, t3s]: After t2e, the low-side switch of the
leading leg, SLa, conducts reversely, whereas the high-side
switch of the lagging leg, SHb, remains ON. As with stage
b©, the voltage drops over SLa and SHb are far lower than
the dc-bus voltage Vdc, and therefore can be neglected. The
inductor currents can be described as
iLa(t) = ILa,t2e +
(
1−2D
4Lo
− 12Lc
)
Vdc(t− t2e)
iLb(t) = ILb,t2e +
(
1−2D
4Lo
+ 12Lc
)
Vdc(t− t2e)
vab = −Vdc −Rds,on[iLa(t)− iLb(t)] ≈ −Vdc
(23)
where ILa,t2e and ILb,t2e are the currents of La and Lb at
t = t2e, respectively. This stage ends with SHb being turned
OFF at t3s.
Stage g© (Resonant State 3) [t3s, t3e]: As SHb turns OFF,
the parasitic output capacitances of SHb and SLb begin to
resonate with La and Lb, causing Coss,SHb and Coss,SLb to be
charged and discharged, respectively. The resonant trajectories
are represented by the minor arcs in Figs. 5(c) and (d). The
centers of these minor arcs are located at (0, ZrILo,T3) for
ZriLa(t) versus vb(t) and (0, 0) for ZriLb(t) versus vb(t).
The mathematical expressions of the resonant transitions are
given as
iLa(t) = ILo,T3 − ILb,t3s cos[ωr(t− t3s)]
−VdcZr sin[ωr(t− t3s)
iLb(t) = ILb,t3s cos[ωr(t− t3s)] + VdcZr sin[ωr(t− t3s)]
va(t) = 0
vb(t) = Vdc cos[ωr(t− t3s)]− ZrILb,t3s sin[ωr(t− t3s)]
(24)
where ILb,t3s denotes the current of Lb at t = t3s. The radius
of the two circle arcs can be obtained as
r3 =
√
(ZrILb,t3s)
2
+ V 2dc = ZrILb,t3e (25)
where ILb,t3e denotes the current of Lb at t = t3e. The
resonance terminates at t = t3e when vb falls to 0 and the
body diode of SLb starts to conduct. Subsequently, SLb can
achieve the ZVS-ON.
Stage h© [t3e, t0s + Ts]: The two low-side MOSFETs
SLa and SLb are fully turned on, operating in the ohmic
region. Thus, the two switch-node voltages va and vb are
determined by the channel resistances and currents of SLa
and SLb. Solving the differential equations (2) and (3) yields
the mathematical expressions of voltages and currents:
iLa(t) =
(
ILo,T3
2 +
DVdc
Rds,on
)
exp
(
−Rds,on2Lo (t− t3e)
)
+Idm,t3e exp
(
−Rds,onLc (t− t3e)
)
− DVdcRds,on
iLb(t) =
(
ILo,T3
2 +
DVdc
Rds,on
)
exp
(
−Rds,on2Lo (t− t3e)
)
−Idm,t3e exp
(
−Rds,onLc (t− t3e)
)
− DVdcRds,on
vab = −Rds,on[iLa(t)− iLb(t)]
(26)
where Idm,t3e =
ILa,t3e−ILb,t3e
2 with ILa,t3e and ILb,t3e being
the currents of La and Lb at t = t3e. This stage terminates at
t = t0s + Ts when SLa is turned OFF and a new switching
cycle begins.
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Fig. 6. Waveforms of switch-node voltages and inductor currents with the
SPICE simulation (solid lines) and the linear MOSFET model (dashed lines).
(a) Over two switching cycles. (b) Zoomed-in waveforms from stage h© to
stage d©. (c) Zoomed-in waveforms from stage d© to stage h©. The switching
frequency fs = 200 kHz, Vdc = 400 V, D = 0.5, ILo = 8 A, and SHa-SLb
are implemented with GS66508B GaN HEMTs.
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Fig. 7. Commutation modes under different conditions. (a) Commutation at t = T0 and t = T1; (b) Commutation at t = T2 and t = T3 when ILb,T2 < 0;
(c) Commutation at t = T2 and t = T3 when ILb,T2 ≥ 0 and t3s ≥ T2; (d) Commutation at t = T2 and t = T3 when ILb,T2 ≥ 0 and t3s < T2.
TABLE I
DETERMINATION OF THE TIME DELAYS AND DEADTIMES OF GATE SIGNALS
Interval [t0s, t1e]
(See Fig. 7(a))
Interval [t2s, t3e]
ILb,T2 < 0
(See Fig. 7(b))
ILb,T2 ≥ 0
φHoff ≥ QossILa,T2 (See Fig. 7(c)) φHoff <
Qoss
ILa,T2
(See Fig. 7(d))
φLoff δLoff − Qoss−ILx,vl φHoff
Qoss
ILa,T2
− 2ILb,T2Lc
Vdc
+
√(
2ILb,T2Lc
Vdc
+ δHoff
)2 − 4QossLc
Vdc
δHoff +
Qoss
ILa,T2
− Qoss
ILb,T2
+
δ2HoffVdc
4LcILb,T2
σLHa 3Qoss
−ILx,vl
σHLa
Qoss
ILa,T2
+
2Lc
(
ILa,T2−
√
I2
La,T2
−I2
Lx,vl
)
Vdc
σLHb σHLb δHoff − φHoff + QossILa,T2 +
Qoss
ILb,T3
fHoff
sLHa 
sHLa 
sHLb 
sLHb 
fLoffTheoretical time 
delays: 
(31) and (33)
Vdc
ILo
D
Time delays and 
deadtimes of gate 
signals:
Table I
Hoff 
Loff 
Vdc
ILo
Fig. 8. Block diagram to determine the time delays and deadtimes of gate
signals.
D. Simplification of Mathematical Model
The mathematical model above is nonlinear, and there are
no closed-form solution for the two control variables, i.e., the
two time delays δLoff and δHoff between the two switch-
node voltages va and vb. These two time delays also represent
the positive and negative pulse widths of DM voltage vab,
as shown in Fig. 3. Therefore, in the first place, a linear
MOSFET HB model [29], [40] is applied. With this linear
model, the switch-node voltage of an HB leg jumps between
0 and Vdc with zero rise and fall time; the switch-node voltage
remains unchanged until the parasitic output capacitances of
the MOSFET HB are injected or ejected charge of Qoss. A
comparison between SPICE simulations and the results with
the linear MOSFET HB model is shown in Fig. 6. Due to
the high nonlinearity of the parasitic output capacitances of
MOSFETs with respect to the switch-node voltage, the real
inductor currents iLa and iLb during the resonant transitions
are close to the case using the linear MOSFET model.
Applying the linear MOSFET model, each of the resonant
stages, i.e., stages a©, c©, e© and g© can be split into two
substages that further can be merged with its adjacent non-
resonant stages, as shown in Fig. 6(b) and (c). With this
linearization, only four non-resonant stages b©, d©, f© and h©
remain within one switching cycle. The boundaries between
these non-resonant stages are the four time instants T0, T1, T2
and T3, as illustrated in Figs. 6(b) and (c). Also, it is seen that
the currents iLa at T0 and iLb at T1 can be approximated by
ILa,t0s and ILa,t1e, respectively.{
ILa,T0 ≈ ILa,t0s = ILx,vl
ILb,T1 ≈ ILb,t1e = ILx,vl (27)
Thus, equations (16), (20), (23), and (26) for stages b©,
d©, f© and h© are rewritten as (36)-(39) with modified initial
conditions, as shown in the Appendix.
As aforementioned, the DM commutation inductance is
relatively low (less than several µH), and thus, the two pulse
widths of vdm, i.e., δLoff and δHoff , are much shorter
compared with the switching period Ts, which means that
the presence of δLoff and δHoff has a limited impact on
the output current iLo. Therefore, initially it is assumed that
δLoff = δHoff . When the steady state is reached, we have
iLo(T0 + Ts) = iLo(T0)⇒ ILo,T0+Ts = ILo,T0 (28)
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(a)
(b)
Fig. 9. Calculated (a) time delays and (b) deadtimes at different load currents
and duty cycles. SHa-SLb are implemented with GS66508B GaN HEMTs.
Substituting the steady-state condition 28 into (36)-(39)
yields the load currents at t = T0 and t = T1:{
ILo,T0 = ILo − VdcD[(1−D)Ts−δLoff ]2Lo
ILo,T1 = ILo − Vdc(1−D)(DTs−δLoff )2Lo
(29)
where ILo represents the average load current. Then, the initial
commutation inductor currents at T0 and T1 can be obtained
as 
ILa,T0 = ILx,vl
ILb,T0 = ILo,T0 − ILx,vl
ILa,T1 = ILo,T1 − ILx,vl
ILb,T1 = ILx,vl
(30)
Substituting (29) and (30) into (36) yields the closed-form
expression for δLoff :
δLoff =
2Lc [2Lo(ILo − 2ILx,vl)− (1−D)DTsVdc]
(2Lo − Lc)Vdc (31)
In the steady state, the commutation inductor currents at
t = T0 + Ts equals the initial currents, i.e.,{
ILa,T0+Ts = ILa,T0
ILb,T0+Ts = ILb,T0
(32)
Substitute (32) into (36)-(39), and we can obtain the expres-
sion for δHoff as
δHoff =
2LcIdm,T2
Vdc
+ LcRds,onW0(
−2Idm,T0Rds,on
Vdc
× exp[Rds,on( (1−D)TsLc −
2Idm,T2
Vdc
)])
(33)
where Idm,T0 =
ILa,T0−ILb,T0
2 , Idm,T2 =
ILa,T2−ILb,T2
2 , and
W0 is the 0th branch of the Lambert W function.
As seen from (31) and (33), the time delays δLoff and
δHoff vary with the load and duty cycle.
E. Determination of Time Delays and Deadtimes of Gate
Signals
The positive and negative pulse widths of the DM voltage
vab, i.e., δLoff and δHoff , are determined by (31) and (33),
respectively. For the high-side and low-side gate signals, their
falling edges are delayed by φHoff and φLoff , respectively.
Due to the four deadtimes σHLa, σHLb, σLHa and σLHb, the
time delays φHoff and φLoff are not equal to δHoff and
δLoff , as illustrated in Fig. 3.
To determine the time delays and deadtimes of gate signals,
the detailed commutation process within intervals [t0s, t1e] and
[t2s, t3e] are shown in Fig. 7. The charge-based commutation
model of power transistors [29], [41] is adopted to analyze
the commutation time. The equations for time delays and
deadtimes of gate signals are obtained and listed in Table I.
Fig. 8 shows the block diagram to determine the time delays
and deadtimes of gate signals. In addition to the duty cycle
D, the dc-bus voltage Vdc and the average load current ILo
are required in (31) and (33) to calculate the theoretical time
delays δLoff and δHoff (i.e., the positive and negative pulse
widths of vab). After that, the derived δLoff and δHoff are
used to calculate the time delays and deadtimes of gate signals
with Table I.
With the mathematical model above, the calculated time
delays and deadtimes at different power levels are depicted in
Fig. 9. It is seen that the two theoretical time delays δHoff
and δLoff have small differences with each other. The gate
signal time delay φHoff is identical to δHoff , whereas φLoff
is shorter than δLoff by Qoss−ILx,vl , as illustrated in Table I. For
the four deadtimes, σLHa and σLHb are identical with each
other and they are independent on the load, whereas σHLa and
σHLb decrease with the increase of load.
F. Simulation Verification of Mathematical Model
To verify the mathematical model developed in the preced-
ing subsections, SPICE simulations of two QCM-paralleled
GS66808B GaN HEMT HBs (configured as a synchronous
Buck dc-dc converter) were performed with LTspice, as shown
in Fig. 6. In the simulations, the time delays and deadtimes
of gate signals are obtained from the equations in Table I.
Under the same conditions, the linearized waveforms of the
switch-node voltages and inductor currents obtained from the
mathematical model developed in Subsections II-D and II-
E are also shown in Fig. 6. It is seen that the linearized
inductor currents coincide pretty well with the simulations,
which verifies the accuracy of the above mathematical model
in calculating the time delays and predicting the inductor
currents.
III. PERFORMANCE CHARACTERIZATION,
IMPLEMENTATION CONSIDERATIONS AND COMPARISON
A. Power Loss Characteristics of HB Legs
With the mathematical models above, we can generate
the inductor and output current waveforms at different load
currents, as shown in Fig. 10. In spite of the continuous con-
duction mode (CCM) output current iLo, the two commutation
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fs = 200 kHz
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ILx,vl dHoff dLoff 
Fig. 10. Inductor current waveforms at different loads and time delays. These
waveforms are generated with the analytical expressions presented in Section
II.
inductor currents iLa and iLb are reshaped as quadrilaterals.
As the load rises, both δLoff and δHoff increase, and thus,
the peaks of iLa and iLb become higher. But the valleys of iLa
and iLb remain negative at ILx,vl such that the two high-side
transistors can achieve ZVS.
At different switching frequencies, duty cycles and load cur-
rents, the calculated power losses of two parallel GS66508B
HEMT HBs operating in the conventional synchronous CCM
and in the proposed QCM are shown in Fig. 11. The power
loss characteristics of one HB leg operating in CCM is also
shown in Fig. 11 for reference. Overall, the duty cycle has a
limited impact on the power loss characteristics. Instead, it is
the switching frequency and the load current that affect the
power losses for the three schemes.
Compared with two parallel HB legs, the one HB legs has
smaller switching loss due to the halved output capacitance of
power transistors. Thus, at light loads, the non-parallel HB leg
has lower power loss than the two parallel HB legs in CCM. As
the load rises, the conduction loss increases and eventually the
one HB leg generates higher power loss than the two parallel
legs in CCM. Considering the transistor cooling surface area,
the non-parallel structure suffers from even higher thermal
stress than the two parallel legs.
With the proposed QCM scheme, ZVS can be achieved
for all power transistors, and the switching loss can be
significantly reduced. Thus, the QCM operation has the lowest
power loss than the other two schemes. Nevertheless, the QCM
operation increases the conduction loss. At low switching
frequencies and high load currents (e.g., at fs = 100 kHz and
ILo = 14 A), the switching loss reduction is not as significant
as the increase in conduction loss. Thus, the QCM operation
generates higher total power loss than the two parallel HB legs
in CCM. In this case, the operation mode of the two parallel
HB legs should be switched from QCM to synchronous CCM.
The DM inductor-based paralleling structure (see Fig. 1(b))
supports both the QCM and the synchronous CCM. This two-
mode compatibility enables the parallel HB legs to maintain
low power losses from light to heavy loads.
Fig. 11. Comparison of power losses among three schemes: two HBs
in QCM, two HBs in synchronous CCM, and one HB in CCM. Each
switch is implemented with a GS66508B GaN HEMT and its switching loss
characteristic is obtained by double-pulse tests (DPTs).
B. Effective Duty Cycle
It is seen from Fig. 3 that the duty cycle D in the QCM
scheme should satisfy{
DTs ≥ δLoff
(1−D)Ts ≥ δHoff ⇒
δLoff
Ts
≤ D ≤ 1− δHoff
Ts
(34)
At a switching frequency of 200 kHz, the allowed minimum
and maximum duty cycles at different load currents and DM
inductances are shown in Fig. 12(a). As ILo and Lc increase,
the two time delays δLoff and δHoff rise, and accordingly,
the duty cycle range becomes smaller. Overall, the duty cycle
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Lc = 1.1 mH, 
3.3 mH, 4.7 mH
Lc = 1.1 mH, 
3.3 mH, 4.7 mH
fs = 200 kHz, Lc = 3.3 mHfs = 200 kHz
(a) (b)
Fig. 12. Duty cycle characteristics in QCM. (a) Duty cycle range allowed
for QCM realization. (b) Effective duty cycle versus theoretical duty cycle at
different load currents.
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Fig. 13. Results of loss-volume Pareto optimization of the DM (commutation)
inductors at the full load (Po = 2.5 kW). The gray and black dots/squares/lines
represent theoretical solutions. The colored dots/squares/lines are practical
solutions with commercial standard PQ cores.
range for QCM is wide. For instance, at ILo = 12.5 A
and Lc = 3.3 µH, the duty cycle ranges are [0.05, 0.95]
and [0.025, 0.975] for fs = 200 kHz and fs = 100 kHz,
respectively. In the case of the duty cycle beyond the range,
the operation mode can be switched to the synchronous CCM.
The pulse width of the common output voltage vm repre-
sents the effective duty cycle Deff of the parallel HB legs,
as shown in Figs. 2 and 3. Within the duty cycle range, the
effective duty cycle can be obtained as
Deff =
DTs + δHoff/2− δLoff/2
Ts
= D +
δHoff − δLoff
2Ts
(35)
As seen in Fig. 9, the difference between the two time delays
δLoff and δHoff is extraordinarily small (< 10 ns versus the
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Fig. 14. Gate signal swapping between parallel legs for QCM operation. As
the output current continues rising, the conduction loss may dominate the
total power loss (depending on the switching frequency, see Fig. 11); in this
scenario, the QCM can be switched to the synchronous mode to reduce the
conduction loss and improve efficiency.
switching period 5000 ns). Therefore, the effective duty cycle
is almost equal to the theoretical duty cycle, as illustrated
in Fig. 12(b). It implies that the introduction of QCM has
a negligible impact on the duty cycle control that is used to
regulate the output voltage, current or power.
C. Design Optimization of DM Inductors
1) DM Inductance Lc: As Lc increases, the absolute value
of valley current ILx,vl becomes smaller, leading to lower
RMS currents. On the other hand, a higher Lc brings a
smaller duty cycle range (as shown in Fig. 12(a)) and a larger
inductor size. Therefore, the selection of the DM inductance
Lc involves multiple trade-offs regarding duty cycle range,
power loss and volume. In this work, Lc = 3.3µH is chosen;
the resulting duty cycle range and valley inductor current are
[0.05, 0.95] (at ILo = 12.5 A) and −2.73 A, respectively.
2) Loss-Volume Pareto Optimization of DM Inductors:
In spite of the low inductance, the DM (commutation) in-
ductors suffer from high current ripples, particularly at high
load currents, as shown in Fig. 10. Thus, the DM inductors
are prone to high fluctuations of magnetic flux density and
high AC RMS currents. Accordingly, the core and winding
losses or the inductor size can be significant without design
optimization. Taking into account two objectives, i.e., power
loss and volume, design optimization is conducted for the DM
inductors implemented in the proposed QCM scheme. The
details, e.g., the definitions of PQ magnetic core dimensions,
the fixed and variable design parameters, and the flowchart of
design optimization, are shown in the Appendix.
The design optimization point is chosen at the full load, i.e.,
Po = 2.5 kW. The design results are shown in Fig. 13 where
the black and purple dotted lines represent the theoretical and
practical Pareto fronts, respectively. As can be seen, the Pareto-
optimal power loss decreases with the increase of inductor
volume. With custom PQ cores, the power loss of each
commutation inductor can be lowered to 0.6 W at an inductor
size Vol,Lc = 21.6 cm3. With standard PQ cores, however,
the inductor power loss is increased by approximately 0.25
W. Nevertheless, the power losses of the two DM inductors
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TABLE II
COMPARISON AMONG DIFFERENT PARALLELING AND INTERLEAVING TECHNIQUES: THE QCM-ENABLED PARALLELING, THE CCM INTERLEAVING
AND THE TCM INTERLEAVING. FOR A FAIR COMPARISON, THE THREE SCHEMES SHARE THE SAME SPECIFICATIONS, AS LISTED IN SUBSECTION III-E.
Parameters QCM-Enabled Paralleling CCM interleaving TCM Interleaving
Schematic
Lo iLo
Co Ro Vo
Vdc
SHa
SLa
SHb
SLb
La
Lb
iLa
iLb
va
vb
iLo
Co Ro Vo
Vdc
SHa
SLa
SHb
SLb
Loa
Lob
iLoa
iLob
va
vb
iLo
Co Ro Vo
Vdc
SHa
SLa
SHb
SLb
La
Lb
iLa
iLb
va
vb
Switching frequency fs Fixed or variable Fixed or variable
Variable
High switching frequencies
at light loads
Output current ripple frequency fiLo fiLo = fs fiLo = 2fs fiLo = 2fs
Time delays between HB legs Less dependent on fs
δLoff and δHoff : (31), (33)
Directly dependent on fs
1
2fs
Directly dependent on fs
1
2fs
ZVS inductors La and Lb 3.3 µH × 2 N/A 53 µH × 2 a)
Max. current in each ZVS inductor 15.6 A N/A 13.32 A
Max. energy stored in La and Lb 0.8 mJ N/A 9.23 mJ
Output inductor Lo 119 µH b) 134 µH × 2 c) N/A
Max. current in each output inductor 14.38 A 9.98 A N/A
Max. energy stored in output inductors 12.3 mJ 13.35 mJ N/A
Total energy stored in ZVS
and output inductors 13.1 mJ 13.35 mJ 9.23 mJ
Worst peak-to-peak current ripple
in output inductors
3.75 A, 200 kHz
at ILo = 12.5 A
and D = 0.5
3.75 A, 200 kHz
at ILo = 12.5 A
and D = 0.25 or 0.75
9.43 A, 200 kHz
at ILo = 12.5 A
and D = 0.25 or 0.75
Required min. output capacitance Co
to meet the output voltage ripple
requirement (∆Vo,pp ≤ 0.5%Vo) d)
5.25 µF 5.25 µF 16.3 µF
Max. energy stored in output capacitor 236.6 mJ 236.6 mJ 735 mJ
ZVS for all MOSFETs Yes NoZVS only for low-side MOSFETs Yes
RMS current stress of MOSFETs High Low Medium
Enable CCM to reduce conduction loss Yes N/A No
Application suitability
to inductive loads
High
The output inductor and capacitor are
optional for inductive loads
Low
The large output inductors are not
desirable for inductive loads
Low
The large ZVS inductors are not
desirable for inductive loads
Possibility of integration of
ZVS inductors with MOSFETs
High
Due to the small ZVS inductors N/A
Low
Due to the large ZVS inductors
Notes:
a) This ZVS inductance enables the TCM interleaving scheme to have the minimum output current ripple frequency of 200 kHz that is identical to the QCM and CCM schemes.
b),c) These output inductances are selected such that the maximum output current ripple ratio is 30% at the full load (ILo = 12.5 A).
d) It is assumed that the output capacitors are implemented with 450-V metalized polypropylene film capacitors (MKP) with a dissipation factor of tan δ = 0.8× 10−3.
at 1 kHz [42]. The variation of tan δ over frequency is obtained based on the data in [43].
are still reasonably low (0.85×22500 = 0.068%) compared to the
output power. When switching to the synchronous mode, the
DM inductors are of lower current ripples. In this case, the
inductor losses of the Pareto-optimal solutions are indicated
by the black and purple squares in Fig. 13. It is seen that the
DM inductors have negligible (< 0.1 W) power losses in the
synchronous mode.
To reduce the inductor size, the final design adopts the
PQ20/20 cores (ferrite, PC95) and #42 American wire gauge
(AWG) Litz wires (660 strands, 6 turns). The final inductor
has a volume of 6.72 cm3, and the full-load (Po = 2.5 kW)
power loss is 1.19 W when operating in QCM.
D. Gate Signal Swapping Between Parallel Legs
In the QCM scheme, the parallel power MOSFETs have
different RMS currents although all can achieve ZVS, as
shown in Fig. 3. Specifically, when leg a (SHa-SLa) leads leg b
(SHb-SLb), the two diagonal transistors SHa and SLb are prone
to higher RMS currents than their opposite MOSFETs; when
leg b leads leg a, then it is the two anti-diagonal MOSFETs
SHb and SLa that are prone to higher RMS currents; In order
to achieve balanced RMS current and thermal stress between
the parallel legs, a gate signal swapping scheme is introduced,
as shown in Fig. 14. The essence is that one of the two parallel
legs leads another alternately.
As illustrated in Fig. 11, the QCM operation may not be
as efficient as the conventional synchronous mode when the
load current exceeds a certain value, e.g., ILo > 13 A at
fs = 100 kHz. In this case, the operation of parallel HB
legs should be switched to the synchronous mode such that
the total power loss can be reduced. This DM-inductor-based
paralleling structure (see Fig. 1(b)) supports both the new
QCM and the conventional CCM.
E. Comparison With Two-Phase Interleaved CCM and TCM
A comprehensive comparison among the proposed QCM-
enabled paralleling, the two-phase CCM interleaving, and the
two-phase TCM interleaving techniques is shown in Table II.
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To ensure the comparison is fair, these solutions share the
same specifications, as follows:
• Each switch is implemented with a GS66508B GaN
HEMT;
• The dc-bus voltage Vdc = 400 V;
• The output voltage Vo = 100-300 V;
• The maximum load current ILo,max = 12.5 A;
• The minimum frequency of output current ripple fiLo,min
= 200 kHz;
The switching frequency of the proposed QCM-enabled
paralleling and the CCM interleaving solutions can be fixed
whereas that of the TCM interleaving scheme increases sig-
nificantly with the decrease of load, e.g., fs = 725 kHz at
ILo = 1.25 A. The megahertz or submegahertz switching
frequencies at light loads complicate the EMI filter design
and the digital control [35]. Moreover, the dynamic on-
resistance of GaN HEMTs increases significantly when the
switching frequency is pushed to submegahertz or megahertz
[44], leading to higher conduction losses.
To equalize the minimum frequencies of output current
ripples for all schemes, the required ZVS inductance in the
interleaved TCM is La = Lb = 53 µH. Thus, the maximum
energy stored in the TCM ZVS inductors is 9.23 mJ; by
contrast, the ZVS inductors for QCM only process a maximum
energy of 0.8 mJ. Since the volume and power loss of an
inductor is proportional to the maximum energy storage [45],
[46], the ZVS inductors for QCM can be of much lower power
loss and smaller size than the TCM solution.
Taking into account the output filter inductor, the two-phase
interleaved TCM scheme has the minimum inductance and the
minimum inductive energy storage in all the three solutions;
however, its output current ripple is the maximum, resulting in
higher output capacitance and higher capacitive energy storage
than the others.
The main issue with the CCM interleaving is that only the
low-side MOSFETs can achieve the ZVS, whereas the other
two solutions enable full-range ZVS for all power transistors.
Nevertheless, the CCM operation has the lowest RMS cur-
rents and thereby the lowest conduction losses. Hence, the
CCM scheme is widely adopted in high power applications.
By comparison, both the TCM interleaving and the QCM
paralleling feature higher RMS currents and higher conduction
losses. Fortunately, the QCM-enabled paralleling scheme also
supports CCM operation without changes to the output filter.
Specifically, the operation mode of the QCM-paralleled power
devices can be switched to the synchronous CCM when
the conduction loss becomes more significant in total power
losses, e.g., at heavy loads or at low switching frequencies.
This flexibility makes the QCM-enabled paralleling more
suitable for high power applications than TCM.
When powering motors, the motor leakage inductances are
typically used as the output inductors. In this case, the high
ZVS inductances in the TCM scheme are not desirable due
to the added volume and power loss. By contrast, the QCM
scheme only requires small ZVS inductors (e.g., 3.3 µH),
meaning lower power loss and volume. Furthermore, the small
ZVS inductors can be integrated within or in close proximity to
MOSFET device packages, making the QCM-enabled parallel
5 cm
2.
1 
cm
1.6 cm
DM Inductors La & Lb
Output Inductor Lo
Gate driver board
Fan
Heatsink
On the bottom
SLa SHa
SLb SHb
Fig. 15. Hardware prototype of two parallel-connected GaN HEMT HB legs
with DM inductors. Each DM inductor is of 3.3µH, and is fabricated with
PQ20/20 cores (material: PC95 ferrite) and #42 AWG Litz wires (660 strands,
6 turns). The paralleled HB legs are configured as a Buck converter by adding
an LC filter at the output. The output inductor (133µH) is fabricated with
PQ50/50 cores (material: N95 ferrite) and #38 AWG Litz wires (500 strands,
24 turns).
devices an inclusive power building block that may directly
replace conventional power circuits for motor drives.
IV. EXPERIMENTAL VERIFICATION
Two GS66508B GaN HEMT HBs are connected in parallel,
and two 3.3-µH inductors (loss-volume Pareto optimal, 6.72
cm3 for each, see Fig. 13) are fabricated to implement La and
Lb, as shown in Fig. 15. Then, this setup is configured as a
synchronous Buck dc-dc converter prototype by adding an LC
filter to the output. In addition to the two DM inductors, the
output inductor is also optimized in terms of its power loss
and volume. The parameters of the final output inductor are
as follows: 133 µH, PQ50/50 core (N95 ferrite), 24 turns (#38
AWG Litz wire, 500 strands), 110 cm3, 2.16-W power loss at
the full load (ILo = 12.5 A).
Fig. 16 shows the experimental waveforms of the Buck
converter with the proposed QCM scheme. As can be seen,
the measurements coincide well with the theoretical analysis
(cf. Figs. 3 and 6). While the waveform of the output inductor
current iLo is similar to the conventional CCM operation, the
commutation inductor currents iLa and iLb are reshaped as
quadrilaterals by the non-zero DM voltage vab (vab = va−vb).
The two low-side switches SLa and SLb inherently achieve
the ZVS due to the sufficiently positive peak inductor currents
(see Figs. 16(a) and (b)). In addition, the two quadrilateral-
shaped inductor currents iLa and iLb reach the valley current
ILx,vl (−2.73 A, see Figs. 16(a) and (c)) such that SHa and
SHb can achieve ZVS as well. The measured four commuta-
tion times σLHa, σLHb, σHLa, and σHLb are equal to 71.4 ns,
71.9 ns, 17.6 ns and 16.5 ns, respectively; the corresponding
theoretical values are 67 ns, 67 ns, 15.9 ns, and 14.8 ns (see
Fig. 9(b)). The time errors are 4.4 ns, 4.9 ns, 1.7 ns, and 1.7
ns; these small time errors are attributed to the extra parasitic
node capacitance from printed circuit boards (PCBs). To avoid
shoot-through in the experiment, the deadtimes are set as 75
ns, 75 ns, 40 ns, and 40 ns for σLHa, σLHb, σHLa, and σHLb,
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vm (200V/div)
va ,vb
(200V/div)
2 ms
iLa, iLb, iLo (10A/div)
ILx,vl = -2.7 A
(a)
(b) (c)
vm (200V/div)
va ,vb (200V/div)
100 ns 100 ns
iLa, iLb, iLo 
(10A/div)
iLa, iLb, iLo 
(10A/div)
vm (200V/div)
va ,vb (200V/div)
71.4 ns17.6 ns 16.5 ns
2Qoss 2Qoss
2Qoss 2Qoss
ILx,vl 
71.9 ns
Fig. 16. Experimental waveforms of the GaN HEMT based Buck dc-dc
converter (see Fig. 2(a)) with the proposed QCM scheme. The input voltage
Vdc = 400 V, the duty cycle D = 0.5, the switching frequency fs = 200
kHz, and the output power Po = 1050 W. (a) Midpoint voltages and inductor
currents. (b) Zoomed-in waveforms from SHa&SHb OFF to SLa&SLb ZVS-
ON. (c) Zoomed-in waveforms from SLa&SLb OFF to SHa&SHb ZVS-ON.
respectively. It is noted that the longer deadtimes result in
slightly higher conduction losses but have a negligible effect
on the ZVS realization.
The measured drain-source and gate-source voltages of the
QCM-paralleled GaN HEMTs at 1.95 kW are shown in Fig.
17. The drain-source voltages have been decreased to 0 before
the corresponding gate-source voltages rise to the threshold
voltage, indicating that ZVS-ON is achieved for all the GaN
HEMTs.
The experimental state-plane diagrams of the scaled induc-
tor currents (ZriLa and ZriLb) with respect to the switch-node
voltages (va and vb) are shown in Fig. 18. The trajectories
match with the theoretical ones shown in Fig. 5. The measured
radii r0 = 409 V and r1 = 401 V, which are slightly higher
than the dc bus voltage Vdc = 400 V. The close matches of
radii verify the state-plane analysis presented in subsection
II-C.
Fig. 19 shows the experimental waveforms with the gate
signal swapping scheme for the QCM-paralleled GaN HEMT
HB legs. One of the two parallel legs leads another alternately
(e.g., every 500 switching cycles (2.5 ms) in Fig. 19). Smooth
transitions are achieved for the gate signal swapping. Mean-
while, the gate signal swapping has a negligible impact on the
output inductor current iLo.
The measured efficiencies of the Buck converter operating
in the proposed QCM and the conventional synchronous CCM
are shown in Fig. 20. As can be seen, the QCM scheme enables
the parallel GaN HEMT HBs to achieve high efficiencies,
ranging from 98% to 99.3% when the power is above 330
W. By contrast, the efficiency of conventional synchronous
CCM operation is 0.2% – 2.8% lower.
va,vb (200V/div)
iLa,iLb,iLo (10A/div)
vgs,SLa,vgs,SLb (10V/div)
va
iLb
vgs,SLa
vb
iLa
iLo
vgs,SLb
1 ms
50 ns
vds,SHb (200V/div)
vgs,SHb (5V/div)
iLo (10A/div)
iLb (10A/div)
iLa (10A/div)
vds,SHb 
vgs,SHb
iLo
iLb
iLa
50 ns1 ms
vds,SHa (200V/div)
vgs,SHa (5V/div)
iLo (10A/div)
iLb (10A/div)
iLa (10A/div)
vds,SHa 
vgs,SHa
iLo
iLb
iLa
50 ns1 ms
(a)
(b)
(c)
Fig. 17. Experimental ZVS waveforms of the QCM-paralleled GaN HEMTs at
1.95 kW. Drain-source and gate-source voltages of (a) the two low-side power
transistors SLa and SLb, (b) the leading high-side transistor SHa, and (c) the
lagging high-side transistor SHb. The low-side drain-source and gate-source
voltages are measured using 500-MHz passive voltage probes whereas the
high-side voltages are measured with lower bandwidth (100 MHz) differential
voltage probes.
Furthermore, the two GaN HEMT HB legs are also con-
figured as a two-phase interleaved TCM Buck converter by
adding two output inductors at the output. As with the DM
and output inductors for the QCM operation, the two TCM
inductors are also optimized regarding their power loss and
volume. The parameters of each TCM inductor prototype are
as follows: 73 µH, PQ40/40 core (N97 ferrite), 25 turns (#38
AWG Litz wire, 280 strands), 60 cm3, 4.5-W power loss at
ILo = 12.5 A.
The measured TCM efficiencies are also shown in Fig. 20.
At light loads, the QCM scheme enables higher efficiencies
than the TCM solution. It is related to the high light-load
switching frequency in TCM (e.g., 490 kHz at 320 W). In
this case, the TCM inductor loss and the dynamic Rds,on
(conduction loss) of GaN HEMTs are pronounced. As the load
increases, the TCM can achieve higher efficiencies than the
QCM due to the relatively lower RMS currents in TCM. On
the other hand, the QCM has lower inductor losses than TCM.
Therefore, at heavy loads, the QCM has close but slightly
lower efficiencies compared with the TCM operation.
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(a) (b)
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r0
r2
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ZriLb
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Fig. 18. Experimental state-plane diagram of the scaled inductor currents with
respect to the switch-node voltages for the QCM-paralleled power MOSFET
HBs (see Fig. 2(a)). (a) ZriLa and ZriLb with respect to va. (b) ZriLa and
ZriLb with respect to vb. The charge-equivalent capacitance of a GS66508B
GaN HEMT at Vdc = 400 V is calculated as Co,qe = 149 pF based on the
datasheet [47], and thus the characteristic impedance in the resonant states is
obtained as Zr = 147 Ω.
(a)
Leg a leads leg bLeg b leads leg aLeg a leads leg bLeg b leads leg a
iLa,iLb,iLo: 10A/div
Leg a leads leg b Leg b leads leg a
1 ms
5 ms
iLa
iLb
vm
iLo
va vb
vgs,SLbvgs,SLa
va,vb,vm: 200V/div vgs,SLa, vgs,SLb: 10V/div
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(b)
iLa,iLb,iLo: 10A/div
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iLa
iLb
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vgs,SLb vgs,SLa
va,vb,vm: 200V/div vgs,SLa, vgs,SLb: 10V/div
Leg a leads leg bLeg b leads leg aLeg a leads leg bLeg b leads leg a
Fig. 19. Experimental waveforms with the gate signal swapping scheme for
the two QCM-paralleled GaN HEMT HB legs. The output power Po = 1.95
kW. (a) Transition from HB leg a leading leg b to leg b leading leg a; (b)
transition from HB leg b leading leg a to leg a leading leg b.
The proposed QCM scheme features fixed switching fre-
quency and also has a much smaller DM inductor size: the
total volume of the DM inductors for QCM is 6.72 cm3 +
Fig. 20. Measured efficiencies of the Buck dc-dc converter with different
modulation schemes: synchronous CCM, interleaved TCM and QCM.
QCM Sync. CCMTCM
Fig. 21. Comparison of power loss distribution among three schemes: TCM,
QCM and synchronous CCM.
6.72 cm3 = 13.44 cm3; by comparison, the volume of TCM
inductors is 60 cm3 + 60 cm3 = 120 cm3. Therefore, the QCM
scheme is more suitable for applications where only small
added inductors are allowed, e.g., traction inverters.
The power loss distribution in the three operation modes
(TCM, QCM and synchronous CCM) is shown in Fig. 21.
The switching loss of high-side switches, i.e., Psw,SHa&b, rep-
resents the highest share in the synchronous CCM operation.
By comparison, the proposed QCM scheme leads to negligible
switching loss due to the ZVS realization for all transistors;
meanwhile, the increases in DM inductor loss and conduction
loss are relatively small. Therefore, the total power loss can be
reduced, particularly at partial loads. The two QCM inductors
(3.3 µH) have much lower power losses than the two TCM
inductors (73 µH). Therefore, at light loads, the QCM scheme
has lower power losses than TCM. However, the QCM scheme
is of higher RMS currents and higher conduction losses than
the TCM, particularly at heavy loads. Thus, the resulting total
heavy-load power loss in QCM is also higher.
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V. CONCLUSIONS
A time-delay-based QCM ZVS scheme is proposed for
parallel power MOSFETs. The operating principle, mathemat-
ical model, performance characteristics, and implementation
are explored in detail. Compared with the interleaved TCM
solution, this QCM-enabled paralleling scheme has higher
application generality:
• the switching frequency can be either fixed or variable;
• the operation mode can be switched from the QCM to
the synchronous CCM in scenarios where the conduction
loss dominates the total power loss (e.g., at low switching
frequencies and high load currents);
• this QCM-enabled paralleling solution is more suitable
for inductive applications (e.g., traction inverters) due to
the added much smaller commutation inductors.
A 2.5-kW 200-kHz GaN-based synchronous Buck dc-dc
converter prototype has been built and tested. In contrast to
the synchronous operation of parallel HBs, the QCM ZVS
scheme significantly minimizes the switching loss despite the
increased conduction and inductor losses. As a result, the total
power loss can be reduced, leading to efficiency improvements
of 0.2% – 2.8% within the power range of [330, 2480] W.
While the measured QCM efficiencies are slightly lower than
the interleaved TCM scheme at heavy loads (> 1.25 kW), the
QCM operation exhibits higher efficiencies at light loads due
to the much lower inductor losses.
APPENDIX
A. Simplified Steady-State Equations
The resonant stages are split and simplified by their adjacent
non-resonant stages, as shown in Fig. 6. After the simplifica-
tion, the inductor currents iLa and iLb within one switching
cycle [T0, T0 + Ts] are rewritten as follows.
Stage b© [T0, T1] (see Fig. 6 (b)): iLa(t) = ILa,T0 +
(
1−2D
4Lo
+ 12Lc
)
Vdc(t− T0)
iLb(t) = ILb,T0 +
(
1−2D
4Lo
− 12Lc
)
Vdc(t− T0)
(36)
where ILa,T0 and ILb,T0 are the currents of La and Lb at
t = T0, respectively.
Stage d© [T1, T2] (see Fig. 6 (b)):
iLa(t) =
(
ILo,T1
2 − (1−D)VdcRds,on
)
exp
(
−Rds,on2Lo (t− T1)
)
+Idm,T1 exp
(
−Rds,onLc (t− T1)
)
+ (1−D)VdcRds,on
iLb(t) =
(
ILo,T1
2 − (1−D)VdcRds,on
)
exp
(
−Rds,on2Lo (t− T1)
)
−Idm,T1 exp
(
−Rds,onLc (t− T1)
)
+ (1−D)VdcRds,on
(37)
where Idm,T1 =
ILa,T1−ILb,T1
2 with ILa,T1 and ILb,T1 repre-
senting the currents of La and Lb at t = T1, respectively.
Stage f© [T2, T3] (see Fig. 6 (c)): iLa(t) = ILa,T2 +
(
1−2D
4Lo
− 12Lc
)
Vdc(t− T2)
iLb(t) = ILb,T2 +
(
1−2D
4Lo
+ 12Lc
)
Vdc(t− T2)
(38)
where ILa,T2 and ILb,T2 are the currents of La and Lb at
t = T2, respectively.
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Fig. 22. Geometry and dimensions of simplified PQ magnetic cores.
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Fig. 23. Flowchart for the loss-volume Pareto optimization of DM inductors.
Stage h© [T3, T0 + Ts] (see Fig. 6 (c)):
iLa(t) =
(
ILo,T3
2 +
DVdc
Rds,on
)
exp
(
−Rds,on2Lo (t− T3)
)
+Idm,T3 exp
(
−Rds,onLc (t− T3)
)
− DVdcRds,on
iLb(t) =
(
ILo,T3
2 +
DVdc
Rds,on
)
exp
(
−Rds,on2Lo (t− T3)
)
−Idm,T3 exp
(
−Rds,onLc (t− T3)
)
− DVdcRds,on
(39)
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where Idm,T3 =
ILa,T3−ILb,T3
2 with ILa,T3 and ILb,T3 being
the currents of La and Lb at t = T3, respectively.
B. Parameters and Flowchart for Loss-Volume Pareto Opti-
mization of DM Inductors
A PQ-core similar geometry is constructed, as shown in
22. The three dimension parameters r, a, and b are chosen as
design variables. The remaining dimensions can be determined
based on the same cross-section area along with the magnetic
path.
1) The fixed DM inductor parameters are as follows:
• Inductance Lc = 3.3µH;
• Core material: ferrite PC95;
• Core shape: PQ;
• Coil type and wire gauge: Litz wire, #42 AWG;
• Optimization point: Vdc = 400 V, Vo = 200 V, and Po =
2.5 kW;
• Minimum saturation current: 20 A.
2) The variable design parameters and their ranges are
summarized as:
• Number of turns Nt ∈ [1, 20];
• Radius of center leg of PQ core r ∈ [0.15, 1.0] in cm;
• Window width a ∈ [0.2, 1.0] in cm;
• Window height b ∈ [0.25, 2.5] in cm.
3) The design optimization considers the following con-
straints:
• Maximum fill factor: 60%;
• Maximum air gap length: b/3;
• Maximum hot-spot temperature rise: 60◦C;
The flowchart for the loss-volume Pareto optimization of the
DM inductors is shown in Fig. 23. The core loss calculation is
based on the improved Generalized Steinmetz Equation (iGSE)
[48]. The Steinmetz parameters are extracted from the power
loss data provided in [49]. The AC resistances of Litz wire
at different current harmonic frequencies are computed using
the equation given in [50].
Assume that the PQ magnetic components are cooled by
natural convection, and thus, the hotspot-ambient thermal
resistance model can be obtained by fitting the data given in
[51]:
Rth,ha = 82.85Ve
−0.562 (40)
where Ve represents the effective volume in cm3 and the
thermal resistance Rth,ha is in K/W.
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